10 Commits (abb005c39c7e053dd40e4577430bfff56b03859e)

Author SHA1 Message Date
Timothy Pearson 46155f46b1 Update copyright dates
6 years ago
Timothy Pearson 1fbfe13066 First pass of logic analyzer functionality (client and FPGA core)
11 years ago
Timothy Pearson 72e80dda8e Add ability to hard reset user device
11 years ago
Timothy Pearson 038275fcc0 Add serial I/O to host FPGA
11 years ago
Timothy Pearson 061289c613 Max out logic analyzer memory
11 years ago
Timothy Pearson 1eb48edeba Add logic analyzer block to control FPGA
11 years ago
Timothy Pearson 0ffb793cb5 Relayout the GUI to be more in line with expected norms
11 years ago
Timothy Pearson 37420cfb78 Increase DSP memory size
11 years ago
Timothy Pearson a4eb2fb6bf Move hardware design files to their correct locations
11 years ago
Timothy Pearson 04ab7c6632 Add initial GOMC compatible uLab debug system hardware design files
11 years ago